This is the Specific form of read through cycle implicitly addressed to your interrupt controller, which returns an interrupt vector. The 32-little bit handle area is overlooked. One achievable implementation is to deliver an interrupt admit cycle on an ISA bus using a PCI/ISA bus bridge. You can even ask https://nathanlabsadvisory.com/